## **Listing of Claims:**

1. (Currently Amended) A computer implemented process of performing design for testability analysis and synthesis in an integrated circuit design, comprising the steps of:

partitioning each logic block in an integrated circuit design based on one or more boundaries of multi-cycle initial setup sequence;

excluding the one or more <u>partitioned</u> logic blocks with <u>the</u> multi-cycle initial setup sequence from valid candidate blocks;

selecting a constraint setting set;

applying the set of constraint setting set to the integrated circuit design; and performing a design for testability analysis and synthesis on the valid candidate blocks.

2. (Currently Amended) The <u>computer implemented</u> process of claim 1 wherein the steps of selecting and applying the constraint setting set includes:

extracting a subset of constraint settings from the selected constraint setting set; and applying the extracted subset of constraint settings to the integrated circuit design.

- 3. (Currently Amended) The <u>computer implemented</u> process of claim 1 wherein the step of performing design for testability analysis and synthesis includes performing Static Timing Analysis (STA) based design for testability analysis and synthesis on the valid candidate blocks.
- 4. (Currently Amended) The <u>computer implemented</u> process of claim 1 wherein the step of partitioning includes:

for each logic block in the integrated circuit design,

determining whether the logic block includes a multi-cycle initial setup sequence; including the logic block in the valid candidate blocks if the <u>logic</u> block does not include a multi-cycle initial setup sequence, and if the logic block includes the multi-cycle initial setup sequence, determining whether design partition is allowed between the logic block and other <u>logic</u> blocks in the integrated circuit design; and

Application No. 10/821,505

Inventors: Steve C. Huang et al. Application Filed: April 09, 2004

Amendment and Response to Office Action mailed January 23, 2005

excluding the logic block in the valid candidate blocks if the design partition is

allowed, otherwise, if the design partition is not allowed, including the logic block from

the valid candidate blocks.

5. (Currently Amended) The computer implemented process of claim 4 wherein when it is

determined that the design partition is allowed, extracting and storing one or more internal or

external fanin constraints and affected fanout object values.

6. (Currently Amended) The computer implemented process of claim 4 wherein when it is

determined that the design partition is not allowed, collecting the affected fanout object values

when the logic block is in a stable test mode state after the multi-cycle initial setup sequence.

7. (Currently Amended) The <u>computer implemented</u> process of claim 1 wherein the step of

selecting the constraint setting set includes selecting one of only external object constraint setting

being allowed, only internal object constraint setting being allowed, and both internal and

external object constraint settings being allowed.

8. (Currently Amended) The computer implemented process of claim 1 wherein the

applying step further includes the a step of initiating the integrated circuit design to enter a stable

test mode state with the multi-cycle initial setup sequence.

9. (Currently Amended) A computer implemented process for performing class and cell

selection procedure in scan cell replacement for an integrated circuit design, comprising the steps

of:

encoding a cell to be replaced with a corresponding scan cell;

encoding the corresponding scan cell;

determining a cost function between the encoded cell and the encoded corresponding

scan cell; and

Page 4 of 10

establishing an affinity between the cell and the corresponding scan cell based on the cost function.

10. (Currently Amended) The <u>computer implemented</u> process of claim 9 wherein the steps of determining the cost function and establishing the affinity include:

determining a Hamming distance between the encoded cell and the encoded corresponding scan cell; and

establishing an affinity between the cell and the corresponding scan cell based on the determined Hamming distance.

- 11. (Currently Amended) The <u>computer implemented</u> process of claim 9 wherein the <u>corresponding</u> scan cell includes a dual scan cell, and further, wherein the cell includes a scan cell to which <del>corresponds</del> the dual scan cell <u>corresponds</u>.
- 12. (Currently Amended) A computer implemented process for performing scan cell replacement for an integrated circuit design, comprising the steps of:

performing class selection from a cell library and <u>a</u> gate-level netlist based on affinity between cells;

determining a target characterization for the scan cell replacement; and replacing one or more of the cells with a corresponding one or more scan cells having the closest target characteristics.

- 13. (Currently Amended) The <u>computer implemented</u> process of claim 12 wherein the <u>closest</u> target characteristics include one or more of timing, area, power and/or other metrics.
- 14. (Currently Amended) The <u>computer implemented</u> process of claim 12 wherein the <u>closest</u> target characteristics include timing-based metrics.

Application No. 10/821,505

Inventors: Steve C. Huang et al. Application Filed: April 09, 2004

Amendment and Response to Office Action mailed January 23, 2005

15. (Currently Amended) The <u>computer implemented</u> process of claim 14 wherein the step

of determining the timing target characterization includes selecting one of a static timing

characterization and a dynamic timing characterization.

16. (Currently Amended) The <u>computer implemented</u> process of claim 15 wherein when the

static timing characterization is selected, the a scan cell with timing characteristics that is closest

to the a corresponding cell is selected based on library cell timing data.

17. (Currently Amended) The <u>computer implemented</u> process of claim 15 wherein the

dynamic timing characterization includes one or more of cell delay and context delay, wherein

the context delay includes transition delay and connection delay.

18. (Currently Amended) The computer implemented process of claim 16 wherein the

library cell timing data includes one or more of a constraint type timing arc and a delay type

timing arc.

19. (Currently Amended) The computer implemented process of claim 18 wherein the

constraint type timing arc corresponds to timing constraints between pins, and further, wherein

the delay type timing arc corresponds to timing delay between two pins.

20. (Currently Amended) A computer implemented process of performing design for

testability analysis and synthesis in an integrated circuit design, comprising the steps of:

partitioning each logic block in an integrated circuit design based on one or more

boundaries of multi-cycle initial setup sequence;

excluding the one or more logic blocks with multi-cycle initial setup sequence from valid

candidate blocks;

selecting a constraint setting set;

Page 6 of 10

Amendment and Response to Office Action mailed January 23, 2005

applying the set of constraint setting set to the integrated circuit design; performing design for testability analysis and synthesis on the valid candidate blocks; and performing affinity-based scan cell replacement.

21. (Currently Amended) The <u>computer implemented</u> process of claim 20 wherein the steps of selecting and applying the constraint setting <u>set</u> include:

extracting a subset of constraint settings from the selected constraint setting set; and applying the extracted subset of constraint settings to the integrated circuit design.

22. (Currently Amended) The process of claim 20 wherein the step of performing scan cell replacement includes the steps of:

performing class selection from a cell library and <u>a</u> gate-level netlist based on affinity between cells;

determining a target characterization for the scan cell replacement; and replacing one or more of the cells with a corresponding one or more scan cells having the closest target characteristics.

- 23. (Currently Amended) The <u>computer implemented</u> process of claim 22 wherein the <u>closest</u> target characteristics include one or more of timing, area, power and/or other metrics.
- 24. (Currently Amended) The <u>computer implemented</u> process of claim 22 wherein the <u>closest</u> target characteristics include timing-based metrics.
- 25. (Currently Amended) The <u>computer implemented</u> process of claim 20 wherein the step of partitioning includes:

for each logic block in the integrated circuit design,

determining whether the logic block includes a multi-cycle initial setup sequence;

including the logic block in the valid candidate blocks if the <u>logic</u> block does not include the multi-cycle initial setup sequence, and if the logic block includes the multi-cycle initial setup sequence, determining whether design partition is allowed between the logic block and other <u>logic</u> blocks in the integrated circuit design; and

excluding the logic block in the valid candidate blocks if <u>the</u> design partition is allowed, otherwise, if the design partition is not allowed, including the logic block from the valid candidate blocks.

- 26. (Currently Amended) The <u>computer implemented</u> process of claim 20 wherein the step of selecting the constraint setting set includes selecting one of only external object constraint setting being allowed, only internal object constraint setting being allowed, and both internal and external object constraint settings being allowed.
- 27. (Currently Amended) The <u>computer implemented</u> process of claim 20 wherein the applying step further includes the <u>a</u> step of initiating the integrated circuit design to enter a stable test mode state with the multi-cycle <u>initial</u> setup <u>sequence</u>.
- 28. (Currently Amended) A computer program product, comprising:

a medium readable by a computer, the computer readable medium having computer program code adapted to:

partition each logic block in an integrated circuit design based on one or more boundaries of multi-cycle initial setup sequence;

exclude the one or more <u>partitioned</u> logic blocks with <u>the</u> multi-cycle initial setup sequence from valid candidate blocks;

select a constraint setting set;

apply the set of constraint setting set to the integrated circuit design; and perform design for testability analysis and synthesis on the valid candidate blocks.

Application No. 10/821,505 Inventors: Steve C. Huang et al. Application Filed: April 09, 2004

Amendment and Response to Office Action mailed January 23, 2005

29. (Currently Amended) The process of claim 19 wherein the steps of selecting and applying the constraint setting set include The computer program product of claim 28, wherein the computer program code adapted to select and to apply the constraint setting is further adapted to:

extracting extract a subset of constraint settings from the selected constraint set; and applying apply the extracted subset of constraint settings to the integrated circuit design.

30. (Original) The computer program product of claim 28, wherein the computer program code is further adapted to perform affinity-based scan cell replacement.